ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

Joost Hoozemans; Jeroen van Straten; Timo Viitanen; Aleksi Tervo; Jiri Kadlec; Zaid Al-Ars

doi:10.1007/s11265-018-1424-1

ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

Joost Hoozemans, Jeroen van Straten, Timo Viitanen, Aleksi Tervo, Jiri Kadlec, Zaid Al-Ars

Computing Sciences

Research output: Contribution to journal › Article › Scientific › peer-review

7 Citations (Scopus)

13 Downloads (Pure)

Abstract

The proliferation of processing hardware alternatives allows developers to use various customized computing platforms to run their applications in an optimal way. However, porting application code on custom hardware requires a lot of development and porting effort. This paper describes a heterogeneous computational platform (the ALMARVI execution platform) comprising of multiple communicating processors that allow easy programmability through an interface to OpenCL. The ALMARVI platform uses processing elements based on both VLIW and Transport Triggered Architectures (ρ-VEX and TCE cores, respectively). It can be implemented on Zynq devices such as the ZedBoard, and supports OpenCL by means of the pocl (Portable OpenCL) project and our ALMAIF interface specification. This allows developers to execute kernels transparently on either processing elements, thereby allowing to optimize execution time with minimal design and development effort.

Original language	English
Pages (from-to)	61-73
Number of pages	13
Journal	Journal of Signal Processing Systems
Volume	91
Issue number	1
DOIs	https://doi.org/10.1007/s11265-018-1424-1
Publication status	Published - 2 Jan 2019
Publication type	A1 Journal article-refereed

Funding

Acknowledgements This work has been supported by the ALMARVI European Artemis project no. 621439. The authors would further like to thank Pekka Jääskeläinen from TUT, Heikki Berg from Nokia and Zdenek Pohl from UTIA, for their contributions to the content of the paper.

Keywords

ALMARVI
OpenCL
pocl
TTA
TCE
rVEX
ZYNQ

Publication forum classification

Publication forum level 1

Access to Document

10.1007/s11265-018-1424-1Licence: CC BY

Hoozemans2019_Article_ALMARVIExecutionPlatformHetero
This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.
Final published version, 2.48 MBLicence: CC BY

http://urn.fi/URN:NBN:fi:tty-201907051942Licence: CC BY

Cite this

@article{82aa61dc7ec946199267fd68814c3012,

title = "ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA",

abstract = "The proliferation of processing hardware alternatives allows developers to use various customized computing platforms to run their applications in an optimal way. However, porting application code on custom hardware requires a lot of development and porting effort. This paper describes a heterogeneous computational platform (the ALMARVI execution platform) comprising of multiple communicating processors that allow easy programmability through an interface to OpenCL. The ALMARVI platform uses processing elements based on both VLIW and Transport Triggered Architectures (ρ-VEX and TCE cores, respectively). It can be implemented on Zynq devices such as the ZedBoard, and supports OpenCL by means of the pocl (Portable OpenCL) project and our ALMAIF interface specification. This allows developers to execute kernels transparently on either processing elements, thereby allowing to optimize execution time with minimal design and development effort.",

keywords = "ALMARVI, OpenCL, pocl, TTA, TCE, rVEX, ZYNQ",

author = "Joost Hoozemans and {van Straten}, Jeroen and Timo Viitanen and Aleksi Tervo and Jiri Kadlec and Zaid Al-Ars",

year = "2019",

month = jan,

day = "2",

doi = "10.1007/s11265-018-1424-1",

language = "English",

volume = "91",

pages = "61--73",

journal = "Journal of Signal Processing Systems",

issn = "1939-8115",

publisher = "Springer New York",

number = "1",

}

TY - JOUR

T1 - ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

AU - Hoozemans, Joost

AU - van Straten, Jeroen

AU - Viitanen, Timo

AU - Tervo, Aleksi

AU - Kadlec, Jiri

AU - Al-Ars, Zaid

PY - 2019/1/2

Y1 - 2019/1/2

N2 - The proliferation of processing hardware alternatives allows developers to use various customized computing platforms to run their applications in an optimal way. However, porting application code on custom hardware requires a lot of development and porting effort. This paper describes a heterogeneous computational platform (the ALMARVI execution platform) comprising of multiple communicating processors that allow easy programmability through an interface to OpenCL. The ALMARVI platform uses processing elements based on both VLIW and Transport Triggered Architectures (ρ-VEX and TCE cores, respectively). It can be implemented on Zynq devices such as the ZedBoard, and supports OpenCL by means of the pocl (Portable OpenCL) project and our ALMAIF interface specification. This allows developers to execute kernels transparently on either processing elements, thereby allowing to optimize execution time with minimal design and development effort.

AB - The proliferation of processing hardware alternatives allows developers to use various customized computing platforms to run their applications in an optimal way. However, porting application code on custom hardware requires a lot of development and porting effort. This paper describes a heterogeneous computational platform (the ALMARVI execution platform) comprising of multiple communicating processors that allow easy programmability through an interface to OpenCL. The ALMARVI platform uses processing elements based on both VLIW and Transport Triggered Architectures (ρ-VEX and TCE cores, respectively). It can be implemented on Zynq devices such as the ZedBoard, and supports OpenCL by means of the pocl (Portable OpenCL) project and our ALMAIF interface specification. This allows developers to execute kernels transparently on either processing elements, thereby allowing to optimize execution time with minimal design and development effort.

KW - ALMARVI

KW - OpenCL

KW - pocl

KW - TTA

KW - TCE

KW - rVEX

KW - ZYNQ

U2 - 10.1007/s11265-018-1424-1

DO - 10.1007/s11265-018-1424-1

M3 - Article

SN - 1939-8115

VL - 91

SP - 61

EP - 73

JO - Journal of Signal Processing Systems

JF - Journal of Signal Processing Systems

IS - 1

ER -

ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA

Abstract

Funding

Keywords

Publication forum classification

Access to Document

Fingerprint

Cite this