Customized High Performance Low Power Processor for Binaural Speaker Localization

N. Behmann, C. C. Seifert, G. Paya-Vaya, H. Blume, P. Jääskeläinen, J. Multanen, H. Kultala, J. Takala, J. Thiemann, S. van de Par

    Research output: Chapter in Book/Report/Conference proceedingConference contributionScientificpeer-review

    5 Downloads (Pure)

    Abstract

    This paper proposes a customized C programmable processor design to implement the propabilistic binaural speaker localization algorithm that fulfills the challenging requirements placed by the usage context. When compared to a VLIW-based processor design with similar basic computational resources and no special instructions, the proposed processor reaches a 151× speed-up. For a 28nm standard CMOS technology, power consumption of 12 mW (at 50 MHz) and silicon area of 0.3 mm2 is estimated. This is the first publication of a realistic programmable processing architecture for the probabilistic binaural speaker localization or a comparably complex algorithm for hearing aid devices.
    Original languageEnglish
    Title of host publication2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)
    PublisherIEEE
    ISBN (Electronic)978-1-5090-6113-6
    DOIs
    Publication statusPublished - 2016
    Publication typeA4 Article in conference proceedings
    EventIEEE International Conference on Electronics, Circuits and Systems -
    Duration: 31 Dec 1899 → …

    Conference

    ConferenceIEEE International Conference on Electronics, Circuits and Systems
    Period31/12/99 → …

    Publication forum classification

    • Publication forum level 1

    Fingerprint

    Dive into the research topics of 'Customized High Performance Low Power Processor for Binaural Speaker Localization'. Together they form a unique fingerprint.

    Cite this