Abstract
This paper proposes a customized C programmable processor design to implement the propabilistic binaural speaker localization algorithm that fulfills the challenging requirements placed by the usage context. When compared to a VLIW-based processor design with similar basic computational resources and no special instructions, the proposed processor reaches a 151× speed-up. For a 28nm standard CMOS technology, power consumption of 12 mW (at 50 MHz) and silicon area of 0.3 mm2 is estimated. This is the first publication of a realistic programmable processing architecture for the probabilistic binaural speaker localization or a comparably complex algorithm for hearing aid devices.
Original language | English |
---|---|
Title of host publication | 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS) |
Publisher | IEEE |
ISBN (Electronic) | 978-1-5090-6113-6 |
DOIs | |
Publication status | Published - 2016 |
Publication type | A4 Article in conference proceedings |
Event | IEEE International Conference on Electronics, Circuits and Systems - Duration: 31 Dec 1899 → … |
Conference
Conference | IEEE International Conference on Electronics, Circuits and Systems |
---|---|
Period | 31/12/99 → … |
Publication forum classification
- Publication forum level 1