Design and Implementation of a Wideband Digital Interpolating Phase Modulator RF Front-End

Jerry Lemberg; Marko Kosunen; Tero Nieminen; Enrico Roverato; Mikko Martelius; Kari Stadius; Jussi Ryynänen; Lauri Anttila; Mikko Valkama

doi:10.1109/ISCAS.2018.8350977

Design and Implementation of a Wideband Digital Interpolating Phase Modulator RF Front-End

Jerry Lemberg
, Marko Kosunen
, Tero Nieminen
, Enrico Roverato
, Mikko Martelius
, Kari Stadius
, Jussi Ryynänen
, Lauri Anttila
, Mikko Valkama

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Scientific › peer-review

5 Citations (Scopus)

67 Downloads (Pure)

Abstract

This paper describes implementation details of a digital-intensive phase modulator architecture that does not require a frequency synthesizer to cover a wide carrier frequency range. The phase modulator operation is based on toggling the output accurately during the sample period to generate the phase-modulated signal. The toggling instants within the sample period are calculated by DSP solvers that utilize linear interpolation. The interpolation effectively multiplies the phase signal sample rate by the modulator phase resolution, which enables wider signal bandwidth and a completely digital method of defining the transmitter carrier frequency. The phase modulator concept is verified by implementing it as a part of an outphasing transmitter in 28 nm CMOS. With a constant sample rate of 1.5 GHz and without any predistortion, the transmitter achieves better than -28 dBc ACLR with 100 MHz aggregated LTE downlink signal between 0.8-2.0 GHz carrier frequency.

Original language	English
Title of host publication	2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018
Publisher	IEEE
ISBN (Electronic)	9781538648810
DOIs	https://doi.org/10.1109/ISCAS.2018.8350977
Publication status	Published - 26 Apr 2018
Publication type	A4 Article in conference proceedings
Event	IEEE International Symposium on Circuits and Systems - Florence, Italy Duration: 27 May 2018 → 30 May 2018

Publication series

Name
ISSN (Electronic)	2379-447X

Conference

Conference	IEEE International Symposium on Circuits and Systems
Country/Territory	Italy
City	Florence
Period	27/05/18 → 30/05/18

Funding

VII. ACKNOWLEDGMENT This work is supported by Nokia, the Finnish Funding Agency for Technology and Innovation, and the Academy of Finland.

Publication forum classification

Publication forum level 1

ASJC Scopus subject areas

Electrical and Electronic Engineering

Access to Document

10.1109/ISCAS.2018.8350977

Design and Implementation of a Wideband Digital 2018
This publication is copyrighted. You may download, display and print it for Your own personal use. Commercial use is prohibited.
Accepted author manuscript, 531 KB

http://urn.fi/URN:NBN:fi:tuni-202002041819

Cite this

@inproceedings{7dae2c0677c64245be6e7af0a4af51e8,

title = "Design and Implementation of a Wideband Digital Interpolating Phase Modulator RF Front-End",

abstract = "This paper describes implementation details of a digital-intensive phase modulator architecture that does not require a frequency synthesizer to cover a wide carrier frequency range. The phase modulator operation is based on toggling the output accurately during the sample period to generate the phase-modulated signal. The toggling instants within the sample period are calculated by DSP solvers that utilize linear interpolation. The interpolation effectively multiplies the phase signal sample rate by the modulator phase resolution, which enables wider signal bandwidth and a completely digital method of defining the transmitter carrier frequency. The phase modulator concept is verified by implementing it as a part of an outphasing transmitter in 28 nm CMOS. With a constant sample rate of 1.5 GHz and without any predistortion, the transmitter achieves better than -28 dBc ACLR with 100 MHz aggregated LTE downlink signal between 0.8-2.0 GHz carrier frequency.",

author = "Jerry Lemberg and Marko Kosunen and Tero Nieminen and Enrico Roverato and Mikko Martelius and Kari Stadius and Jussi Ryyn{\"a}nen and Lauri Anttila and Mikko Valkama",

note = "jufoid=86927; IEEE International Symposium on Circuits and Systems ; Conference date: 27-05-2018 Through 30-05-2018",

year = "2018",

month = apr,

day = "26",

doi = "10.1109/ISCAS.2018.8350977",

language = "English",

publisher = "IEEE",

booktitle = "2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018",

address = "United States",

}

Lemberg, J, Kosunen, M, Nieminen, T, Roverato, E, Martelius, M, Stadius, K, Ryynänen, J, Anttila, L & Valkama, M 2018, Design and Implementation of a Wideband Digital Interpolating Phase Modulator RF Front-End. in 2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018., 8350977, IEEE, IEEE International Symposium on Circuits and Systems, Florence, Italy, 27/05/18. https://doi.org/10.1109/ISCAS.2018.8350977

TY - GEN

T1 - Design and Implementation of a Wideband Digital Interpolating Phase Modulator RF Front-End

AU - Lemberg, Jerry

AU - Kosunen, Marko

AU - Nieminen, Tero

AU - Roverato, Enrico

AU - Martelius, Mikko

AU - Stadius, Kari

AU - Ryynänen, Jussi

AU - Anttila, Lauri

AU - Valkama, Mikko

N1 - jufoid=86927

PY - 2018/4/26

Y1 - 2018/4/26

N2 - This paper describes implementation details of a digital-intensive phase modulator architecture that does not require a frequency synthesizer to cover a wide carrier frequency range. The phase modulator operation is based on toggling the output accurately during the sample period to generate the phase-modulated signal. The toggling instants within the sample period are calculated by DSP solvers that utilize linear interpolation. The interpolation effectively multiplies the phase signal sample rate by the modulator phase resolution, which enables wider signal bandwidth and a completely digital method of defining the transmitter carrier frequency. The phase modulator concept is verified by implementing it as a part of an outphasing transmitter in 28 nm CMOS. With a constant sample rate of 1.5 GHz and without any predistortion, the transmitter achieves better than -28 dBc ACLR with 100 MHz aggregated LTE downlink signal between 0.8-2.0 GHz carrier frequency.

AB - This paper describes implementation details of a digital-intensive phase modulator architecture that does not require a frequency synthesizer to cover a wide carrier frequency range. The phase modulator operation is based on toggling the output accurately during the sample period to generate the phase-modulated signal. The toggling instants within the sample period are calculated by DSP solvers that utilize linear interpolation. The interpolation effectively multiplies the phase signal sample rate by the modulator phase resolution, which enables wider signal bandwidth and a completely digital method of defining the transmitter carrier frequency. The phase modulator concept is verified by implementing it as a part of an outphasing transmitter in 28 nm CMOS. With a constant sample rate of 1.5 GHz and without any predistortion, the transmitter achieves better than -28 dBc ACLR with 100 MHz aggregated LTE downlink signal between 0.8-2.0 GHz carrier frequency.

U2 - 10.1109/ISCAS.2018.8350977

DO - 10.1109/ISCAS.2018.8350977

M3 - Conference contribution

AN - SCOPUS:85057070859

BT - 2018 IEEE International Symposium on Circuits and Systems, ISCAS 2018

PB - IEEE

T2 - IEEE International Symposium on Circuits and Systems

Y2 - 27 May 2018 through 30 May 2018

ER -

Design and Implementation of a Wideband Digital Interpolating Phase Modulator RF Front-End

Abstract

Publication series

Conference

Funding

Publication forum classification

ASJC Scopus subject areas

Access to Document

Fingerprint

Cite this