Design and Implementation of Viterbi Decoder with FPGAs

M. Kivioja, J. Isoaho, L. Vänskä

    Research output: Contribution to journalArticleScientificpeer-review

    7 Citations (Scopus)
    Translated title of the contributionDesign and Implementation of Viterbi Decoder with FPGAs
    Original languageEnglish
    Pages (from-to)5-14
    JournalJournal of VLSI Signal Processing
    Volume21
    Publication statusPublished - 1999
    Publication typeA1 Journal article-refereed

    Publication forum classification

    • No publication forum level

    Cite this