Abstract
In this paper, we present a high data rate implementation of a digital predistortion (DPD) algorithm on a modern mobile multicore CPU containing an on-chip GPU. The proposed implementation is capable of running in real-time, thanks to the execution of the predistortion stage inside the GPU, and the execution of the learning stage on a separate CPU core. This configuration, combined with the low complexity DPD design, allows for more than 400 Msamples/s sample rates. This is sufficient for satisfying 5G new radio (NR) base station radio transmission specifications in the sub-6 GHz bands, where signal bandwidths up to 100 MHz are specified. The linearization performance is validated with RF measurements on two base station power amplifiers at 3.7 GHz, showing that the 5G NR downlink emission requirements are satisfied.
Original language | English |
---|---|
Pages (from-to) | 475–486 |
Number of pages | 12 |
Journal | Journal of Signal Processing Systems |
Volume | 92 |
Early online date | 2019 |
DOIs | |
Publication status | Published - 2020 |
Publication type | A1 Journal article-refereed |
Funding
This work was supported by the Academy of Finland (under the projects #304147 ”In-Band Full-Duplex Radio Technology: Realizing Next Generation Wireless Transmission”, and #301820 ”Competitive Funding to Strengthen University Research Profiles”), the Finnish Funding Agency for Innovation (Tekes, under the projects ”5G Transceivers for Base Stations and Mobile Devices (5G TRx)” and ”TAKE-5”), Nokia Networks, RF360 Europe, Pulse, Sasken, and Huawei Technologies, Finland. Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Keywords
- 5G
- Digital predistortion (DPD)
- GPU
- High data rate
- Real-time
Publication forum classification
- Publication forum level 1
ASJC Scopus subject areas
- Control and Systems Engineering
- Theoretical Computer Science
- Signal Processing
- Information Systems
- Modelling and Simulation
- Hardware and Architecture