Feasibility Study of High-Level Synthesis: Implementation of a Real-Time HEVC Intra Encoder on FPGA

Research output: Book/ReportDoctoral thesisCollection of Articles

Fingerprint

Dive into the research topics of 'Feasibility Study of High-Level Synthesis: Implementation of a Real-Time HEVC Intra Encoder on FPGA'. Together they form a unique fingerprint.

Engineering & Materials Science