Finite state machine encoding for VHDL synthesis

K. Kuusilinna, V. Lahtinen, T. Hämäläinen, J. Saarinen

Research output: Contribution to journal › Article › Scientific › peer-review

28 Citations (Scopus)

Translated title of the contribution	Finite state machine encoding for VHDL synthesis
Original language	English
Pages (from-to)	23-30
Journal	IEE Proceedings - Computers and Digital Techniques
Volume	148
Issue number	1
Publication status	Published - 2001
Publication type	A1 Journal article-refereed

Publication forum classification

@article{a940939ae8204bb28d46de5c5ca7ebd4,

title = "Finite state machine encoding for VHDL synthesis",

author = "K. Kuusilinna and V. Lahtinen and T. H{\"a}m{\"a}l{\"a}inen and J. Saarinen",

note = "Contribution: organisation=tkt,FACT1=1",

year = "2001",

language = "English",

volume = "148",

pages = "23--30",

journal = "IEE Proceedings - Computers and Digital Techniques",

issn = "1350-2387",

publisher = "Institute of Electrical Engineers",

number = "1",

}

TY - JOUR

T1 - Finite state machine encoding for VHDL synthesis

AU - Kuusilinna, K.

AU - Lahtinen, V.

AU - Hämäläinen, T.

AU - Saarinen, J.

N1 - Contribution: organisation=tkt,FACT1=1

PY - 2001

Y1 - 2001

M3 - Article

SN - 1350-2387

VL - 148

SP - 23

EP - 30

JO - IEE Proceedings - Computers and Digital Techniques

JF - IEE Proceedings - Computers and Digital Techniques

IS - 1

ER -