Live Demonstration: 4K100p HEVC Intra Encoder

    Research output: Chapter in Book/Report/Conference proceedingConference contributionScientificpeer-review

    95 Downloads (Pure)


    This paper describes a demonstration setup for real-time 4K HEVC intra coding. The system is built on Kvazaar open-source HEVC encoder partitioned between 22-core Xeon processor and two Arria 10 FPGAs. The demonstrator supports 1) live streaming of up to three 4K30p videos; or 2) offline video streaming up to 4K100p format. Live feeds are shot by three cameras whereas offline video is accessed from a local hard drive. In both cases, encoded bit stream is sent over a wired connection and played back by laptop(s). The demonstrated HEVC coding speed is over three times as fast as that of a pure software solution.
    Original languageEnglish
    Title of host publicationProceedings of 2018 IEEE International Symposium on Circuits and Systems
    ISBN (Electronic)978-1-5386-4881-0
    Publication statusPublished - 2018
    Publication typeA4 Article in conference proceedings
    EventIEEE International Symposium on Circuits and Systems - Florence, Italy
    Duration: 27 May 201830 May 2018

    Publication series

    ISSN (Electronic)2379-447X


    ConferenceIEEE International Symposium on Circuits and Systems

    Publication forum classification

    • Publication forum level 1


    Dive into the research topics of 'Live Demonstration: 4K100p HEVC Intra Encoder'. Together they form a unique fingerprint.

    Cite this