System- and circuit-level optimization of PLL designs for DVB-T/H receivers

Research output: Contribution to journal › Article › Scientific › peer-review

11 Citations (Scopus)

Translated title of the contribution	System- and circuit-level optimization of PLL designs for DVB-T/H receivers
Original language	English
Pages (from-to)	185-200
Journal	Analog Integrated Circuits and Signal Processing
Volume	73
Issue number	1
DOIs	https://doi.org/10.1007/s10470-011-9823-2
Publication status	Published - 2012
Publication type	A1 Journal article-refereed

Publication forum classification

@article{43e292c0e3a7427498af3d891335c7c6,

title = "System- and circuit-level optimization of PLL designs for DVB-T/H receivers",

author = "Tchamov, \{Nikolay N.\} and Ville Syrj{\"a}l{\"a} and Jukka Rinne and Mikko Valkama and Yaning Zou and Markku Renfors",

note = "Poistettu tupla r=961<br/>Contribution: organisation=tlt,FACT1=1<br/>Publisher name: Springer New York",

year = "2012",

doi = "10.1007/s10470-011-9823-2",

language = "English",

volume = "73",

pages = "185--200",

journal = "Analog Integrated Circuits and Signal Processing",

issn = "0925-1030",

publisher = "Springer Netherlands",

number = "1",

}

TY - JOUR

T1 - System- and circuit-level optimization of PLL designs for DVB-T/H receivers

AU - Tchamov, Nikolay N.

AU - Syrjälä, Ville

AU - Rinne, Jukka

AU - Valkama, Mikko

AU - Zou, Yaning

AU - Renfors, Markku

N1 - Poistettu tupla r=961<br/>Contribution: organisation=tlt,FACT1=1<br/>Publisher name: Springer New York

PY - 2012

Y1 - 2012

U2 - 10.1007/s10470-011-9823-2

DO - 10.1007/s10470-011-9823-2

M3 - Article

SN - 0925-1030

VL - 73

SP - 185

EP - 200

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

IS - 1

ER -