Variable Length Instruction Compression on Transport Triggered Architectures

Janne Helkala, Timo Viitanen, Heikki Kultala, Pekka Jääskeläinen, Jarmo Takala, Tommi Zetterman, Heikki Berg

    Research output: Chapter in Book/Report/Conference proceedingConference contributionScientificpeer-review

    7 Citations (Scopus)
    88 Downloads (Pure)

    Abstract

    The SRAM memories used for embedded micro-processor devices consume a large portion of the system's power. The power dissipation of the instruction memory can be limited by using code compression methods, which may require the use of variable length instruction formats in the processor. The power-efficient design of variable length instruction fetch and decode is challenging for static multiple-issue processors, which aim for low power consumption on embedded platforms. The power saved using compression is easily lost on inefficient processor design. We propose an implementation for instruction template -based compression and two instruction fetch alternatives for variable length instruction encoding on Transport Triggered Architecture, a static multiple-issue exposed data path architecture. The compression approach reaches an average program size reduction of 44% at best. We show that the variable length fetch designs are sufficiently low-power oriented for the system to benefit from the code compression, which reduces the program memory size.
    Translated title of the contributionVariable Length Instruction Compression on Transport Triggered Architectures
    Original languageEnglish
    Title of host publication2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS XIV, Samos Island, Greece, July 14-17, 2014
    PublisherInstitute of Electrical and Electronics Engineers IEEE
    Pages149-155
    Number of pages7
    ISBN (Print)978-1-4799-3770-7
    Publication statusPublished - 2014
    Publication typeA4 Article in conference proceedings
    EventInternational Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation -
    Duration: 1 Jan 1900 → …

    Conference

    ConferenceInternational Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation
    Period1/01/00 → …

    Publication forum classification

    • Publication forum level 1

    Fingerprint

    Dive into the research topics of 'Variable Length Instruction Compression on Transport Triggered Architectures'. Together they form a unique fingerprint.

    Cite this