A 2 GS/s 9-bit Time-Interleaved SAR ADC with Overlapping Conversion Steps

Miikka Tenhunen; Kalle Spoof; Vishnu Unnikrishnan; Kari Stadius; Marko Kosunen; Jussi Ryynänen

doi:10.1109/NEWCAS52662.2022.9841992

A 2 GS/s 9-bit Time-Interleaved SAR ADC with Overlapping Conversion Steps

Miikka Tenhunen, Kalle Spoof, Vishnu Unnikrishnan, Kari Stadius, Marko Kosunen, Jussi Ryynänen

Sähkötekniikka

Tutkimustuotos: Konferenssiartikkeli › Tieteellinen › vertaisarvioitu

2 Sitaatiot (Scopus)

Abstrakti

This paper presents a wideband 8-way time-interleaved (TI) 9-bit successive approximation register (SAR) analog-to-digital converter (ADC) with overlapping conversion steps that improve the speed of operation. The ADC generates its clocks using a synchronous counter based circuit which reduces the SAR delay. A common-mode reference based split capacitor array digital-to-analog converter (DAC) is implemented that achieves high speed and low power consumption. Simulation results are presented for the ADC designed in a 22 nm CMOS process. The TI ADC achieves at least 7.7 ENOB at 2 GS/s and consumes a total of 19.8 mW from 0.8 V supplies, resulting in 47.6 fF/conv-step. The single ADC achieves 8.34 ENOB at 250 MS/s, consuming 1.43 mW in total and 17.7 fF/conv-step.

Alkuperäiskieli	Englanti
Otsikko	20th IEEE International Interregional NEWCAS Conference, NEWCAS 2022 - Proceedings
Kustantaja	IEEE
Sivut	35-39
Sivumäärä	5
ISBN (elektroninen)	9781665401050
ISBN (painettu)	9781665401067
DOI - pysyväislinkit	https://doi.org/10.1109/NEWCAS52662.2022.9841992
Tila	Julkaistu - 2022
OKM-julkaisutyyppi	A4 Artikkeli konferenssijulkaisussa
Tapahtuma	IEEE International New Circuits and Systems Conference - Quebec City, Kanada Kesto: 19 kesäk. 2022 → 22 kesäk. 2022

Conference

Conference	IEEE International New Circuits and Systems Conference
Maa/Alue	Kanada
Kaupunki	Quebec City
Ajanjakso	19/06/22 → 22/06/22

Julkaisufoorumi-taso

Jufo-taso 1

!!ASJC Scopus subject areas

Artificial Intelligence
Computer Networks and Communications
Hardware and Architecture
Signal Processing
Electrical and Electronic Engineering
Safety, Risk, Reliability and Quality
Instrumentation

Pääsy asiakirjaan

10.1109/NEWCAS52662.2022.9841992

http://urn.fi/URN:NBN:fi:aalto-202301181235

Siteeraa tätä

@inproceedings{7bfbd524f383456680d05a1178c898ac,

title = "A 2 GS/s 9-bit Time-Interleaved SAR ADC with Overlapping Conversion Steps",

abstract = "This paper presents a wideband 8-way time-interleaved (TI) 9-bit successive approximation register (SAR) analog-to-digital converter (ADC) with overlapping conversion steps that improve the speed of operation. The ADC generates its clocks using a synchronous counter based circuit which reduces the SAR delay. A common-mode reference based split capacitor array digital-to-analog converter (DAC) is implemented that achieves high speed and low power consumption. Simulation results are presented for the ADC designed in a 22 nm CMOS process. The TI ADC achieves at least 7.7 ENOB at 2 GS/s and consumes a total of 19.8 mW from 0.8 V supplies, resulting in 47.6 fF/conv-step. The single ADC achieves 8.34 ENOB at 250 MS/s, consuming 1.43 mW in total and 17.7 fF/conv-step.",

keywords = "high-speed ADC, SAR ADC, time-interleaved ADC",

author = "Miikka Tenhunen and Kalle Spoof and Vishnu Unnikrishnan and Kari Stadius and Marko Kosunen and Jussi Ryyn{\"a}nen",

note = "Publisher Copyright: {\textcopyright} 2022 IEEE.; IEEE International New Circuits and Systems Conference ; Conference date: 19-06-2022 Through 22-06-2022",

year = "2022",

doi = "10.1109/NEWCAS52662.2022.9841992",

language = "English",

isbn = "9781665401067",

pages = "35--39",

booktitle = "20th IEEE International Interregional NEWCAS Conference, NEWCAS 2022 - Proceedings",

publisher = "IEEE",

address = "United States",

}

Tenhunen, M, Spoof, K, Unnikrishnan, V, Stadius, K, Kosunen, M & Ryynänen, J 2022, A 2 GS/s 9-bit Time-Interleaved SAR ADC with Overlapping Conversion Steps. julkaisussa 20th IEEE International Interregional NEWCAS Conference, NEWCAS 2022 - Proceedings. IEEE, Sivut 35-39, IEEE International New Circuits and Systems Conference, Quebec City, Kanada, 19/06/22. https://doi.org/10.1109/NEWCAS52662.2022.9841992

TY - GEN

T1 - A 2 GS/s 9-bit Time-Interleaved SAR ADC with Overlapping Conversion Steps

AU - Tenhunen, Miikka

AU - Spoof, Kalle

AU - Unnikrishnan, Vishnu

AU - Stadius, Kari

AU - Kosunen, Marko

AU - Ryynänen, Jussi

PY - 2022

Y1 - 2022

N2 - This paper presents a wideband 8-way time-interleaved (TI) 9-bit successive approximation register (SAR) analog-to-digital converter (ADC) with overlapping conversion steps that improve the speed of operation. The ADC generates its clocks using a synchronous counter based circuit which reduces the SAR delay. A common-mode reference based split capacitor array digital-to-analog converter (DAC) is implemented that achieves high speed and low power consumption. Simulation results are presented for the ADC designed in a 22 nm CMOS process. The TI ADC achieves at least 7.7 ENOB at 2 GS/s and consumes a total of 19.8 mW from 0.8 V supplies, resulting in 47.6 fF/conv-step. The single ADC achieves 8.34 ENOB at 250 MS/s, consuming 1.43 mW in total and 17.7 fF/conv-step.

AB - This paper presents a wideband 8-way time-interleaved (TI) 9-bit successive approximation register (SAR) analog-to-digital converter (ADC) with overlapping conversion steps that improve the speed of operation. The ADC generates its clocks using a synchronous counter based circuit which reduces the SAR delay. A common-mode reference based split capacitor array digital-to-analog converter (DAC) is implemented that achieves high speed and low power consumption. Simulation results are presented for the ADC designed in a 22 nm CMOS process. The TI ADC achieves at least 7.7 ENOB at 2 GS/s and consumes a total of 19.8 mW from 0.8 V supplies, resulting in 47.6 fF/conv-step. The single ADC achieves 8.34 ENOB at 250 MS/s, consuming 1.43 mW in total and 17.7 fF/conv-step.

KW - high-speed ADC

KW - SAR ADC

KW - time-interleaved ADC

U2 - 10.1109/NEWCAS52662.2022.9841992

DO - 10.1109/NEWCAS52662.2022.9841992

M3 - Conference contribution

AN - SCOPUS:85138706714

SN - 9781665401067

SP - 35

EP - 39

BT - 20th IEEE International Interregional NEWCAS Conference, NEWCAS 2022 - Proceedings

PB - IEEE

T2 - IEEE International New Circuits and Systems Conference

Y2 - 19 June 2022 through 22 June 2022

ER -

A 2 GS/s 9-bit Time-Interleaved SAR ADC with Overlapping Conversion Steps

Abstrakti

Conference

Julkaisufoorumi-taso

!!ASJC Scopus subject areas

Pääsy asiakirjaan

Sormenjälki

Siteeraa tätä