Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture

Julkaisun otsikon käännös: Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture

F. Garzia, C. Brunelli, D. Rossi, J. Nurmi

Tutkimustuotos: Konferenssiartikkeli › Tieteellinen › vertaisarvioitu

8 Sitaatiot (Scopus)

Julkaisun otsikon käännös	Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture
Alkuperäiskieli	Englanti
Otsikko	Proceedings of 2008 IEEE International Parallel & Distributed Processing Symposium IPDPS, 14-18 April, 2008, Miami, Florida
Sivut	6 p
DOI - pysyväislinkit	https://doi.org/10.1109/IPDPS.2008.4536538
Tila	Julkaistu - 2008
OKM-julkaisutyyppi	A4 Artikkeli konferenssijulkaisussa
Tapahtuma	INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING - Kesto: 1 tammik. 1900 → …

Conference	INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING
Ajanjakso	1/01/00 → …

Julkaisufoorumi-taso

@inproceedings{5cd20a23e1b14a3ea4546e1cc99f2f99,

title = "Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture",

author = "F. Garzia and C. Brunelli and D. Rossi and J. Nurmi",

note = "Contribution: organisation=tkt,FACT1=1; INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING ; Conference date: 01-01-1900",

year = "2008",

doi = "10.1109/IPDPS.2008.4536538",

language = "English",

isbn = "978-1-4244-1694-3",

pages = "6 p",

booktitle = "Proceedings of 2008 IEEE International Parallel & Distributed Processing Symposium IPDPS, 14-18 April, 2008, Miami, Florida",

}

Garzia, F, Brunelli, C, Rossi, D & Nurmi, J 2008, Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture. julkaisussa Proceedings of 2008 IEEE International Parallel & Distributed Processing Symposium IPDPS, 14-18 April, 2008, Miami, Florida. Sivut 6 p, INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, 1/01/00. https://doi.org/10.1109/IPDPS.2008.4536538

TY - GEN

T1 - Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture

AU - Garzia, F.

AU - Brunelli, C.

AU - Rossi, D.

AU - Nurmi, J.

N1 - Contribution: organisation=tkt,FACT1=1

PY - 2008

Y1 - 2008

U2 - 10.1109/IPDPS.2008.4536538

DO - 10.1109/IPDPS.2008.4536538

M3 - Conference contribution

SN - 978-1-4244-1694-3

SP - 6 p

BT - Proceedings of 2008 IEEE International Parallel & Distributed Processing Symposium IPDPS, 14-18 April, 2008, Miami, Florida

T2 - INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING

Y2 - 1 January 1900

ER -